B. Razavi HO #8

Differential Amplifiers

• Differential & Single-Ended Operation

- A single-ended signal is taken with respect to a fixed potential (usually ground).

- A differential signal is taken between two nodes that have <u>equal</u> and <u>opposite</u> signals with respect to a "common mode" voltage and also equal impedances to a fixed potential (usually ground).



• Why Differential?

o Rejection of common-mode disturbance: supply noise, etc.



• Rejection of coupling & feed through <u>from</u> other sources:



1

EE215A Fall 14 B. Razavi HO #8

 $\circ~$ Reduction of coupling to other circuits;



- o Maximum voltage swing almost twice that in single-ended operation;
- Even-order distortion suppressed (discussed later);
- Biasing is easier.

Basic Differential Pair



- Quantitative Analysis Differential Behavior:



Where does the maximum small-signal gain occur?

B. Razavi HO #8

Common-Mode Behavior:



Observations:

- The small-signal gain drops as the difference between V_{in1} and V_{in2} increases.

• The input and output common-mode levels must be chosen carefully. The current source requires some voltage so as to exhibit a high output impedance.

How large can the output swings be?





Note: If neglect sub-threshold behavior, for some V_{in1}. V_{in2} one transistor completely turns off. This occurs for a differential input of :

$$\Delta V_{in1} = \sqrt{\frac{2I_{SS}}{\mu_n C_{ox} \frac{W}{L}}}$$

This can be related to the overdrive at equilibrium:

• To achieve a wider linear range for V_{in1} . V_{in2} , need greater (equilibrium) overdrive. For a given bias current, this translates to lower transconductance for each device.

How does the input-output characteristic change as W changes?

Small-Signal Analysis

If the circuit is perfectly symmetric and V_{in1} and V_{in2} change by <u>equal</u> and <u>opposite</u> amounts from <u>equilibrium</u>, then we can use the concept of "half circuit."

<u>Lemma</u>

In the following symmetric circuit, if V_{in1} changes from V_0 to $V_0+\Delta V$ and V_{in2} changes from V_0 to $V_0-\Delta V$, then V_x does not change.



Large-Signal Analysis



B. Razavi HO #8

From another point of view, one transistor wants to pull V_x up while the other wants to pull it down.



Other Types of Loads



Calculate the voltage headroom requirement and small-signal gain.

How do we increase the gain of diff pair with current source loads?

EE215A B. Razavi Fall 14 **Common-Mode Response** Case I : Symmteric Circuit V_{DD} VDD R_D≸ $R_{\rm D}$ • V_{out2} V_{out1}¢ V_{in,CM} o V_{in,CM} ¢ 11. R_{ss} ≤ R_{ss}

HO #8





Effect of load resistance mismatch:

$$\Delta V_X = \Delta V_{in,CM} \frac{g_m}{1 + 2g_m R_{SS}} R_D$$

$$\Delta V_Y = \Delta V_{in,CM} \frac{g_m}{1 + 2g_m R_{SS}} (R_D + \Delta R_D)$$

5

B. Razavi HO #8

out

Current Mirrors & Active Loads

In analog design (and sometimes digital design), we may need to generate many well-defined bias currents. For example:



Each current source can be realized as:



If we apply a self-defined <u>voltage</u> to the gate or the base, the current is NOT well-defined. In MOSFETs, V_{TH} can vary by tens of millivolts from wafer to wafer, causing significant error.

7

Better approach:



EE215A Fall 14

So, all we need to generate is one reference current. I_{REF} is established by precision bandgap techniques or sometimes provides externally.



Example:



 V_{DD}

RE

(a)

f (I_{REF})

The Gate Corner Problem



Cascode Current Mirrors

Channel-length modulation causes error if the voltage across the diode-connected device is not equal to V_{DS} of current sources.



B. Razavi HO #8



B. Razavi HO #8

Solution 1: Standard Cascode



• What is the minimum allowable voltage across the current source?

Example:



Solution 2: Low-Voltage Cascode





Active Current Mirrors

Diff Pair with Passive Load: Suppose we need a high-gain differential amplifier with single-ended output:



What is the voltage gain?

Diff Pair with Active Load:





9



Large-Signal Behavior:



V_{ou}, VDD High Gain Region

V_{in1}-

B. Razavi

HO #8





Calculate the gain as -G_mR_{out}. First, G_m:



$$g_{m2}V_2 - \frac{V_{in2} - V_2}{r_{O2}} = \frac{V_4}{r_D} \qquad (-\frac{V_4}{r_d} - g_{m1}V_1)r_{O1} + V_{in1} - V_1 = V_4$$

$$G_m = -g_{m1}r_{O1}\frac{g_{m4}r_d + 1}{r_d + 2r_{O1}}$$



What is the dc output voltage in equilibrium?

How do we increase the voltage gain?

Common-Mode Rejection



What is the common-mode gain?



EE215A			
Fall 14			

Thus, even if the circuit is perfectly symmetric, CMRR is not infinite. In practice, random mismatches between the two sides result in a finite CMRR.

B. Razavi HO #8

